

HT1380/HT1381 Serial Timekeeper Chip

Features

- Operating voltage: 2.0V~5.5V
- Maximum input serial clock: 500kHz at V_{DD}=2V, 2MHz at V_{DD}=5V
- Operating current: less than $1\mu A$ at 2V, less than $1.2\mu A$ at 5V
- TTL compatible
 - V_{IH}: 2.0V~V_{DD}+0.3V at V_{DD}=5V
 - V_{IL}: –0.3V~+0.8V at V_{DD}=5V

Applications

• Microcomputer serial clock


- Two data transmission modes: single-byte, or burst mode
- Serial I/O transmission
- · All registers store BCD format
- HT1380: 8-pin DIP package HT1381: 8-pin SOP package
- Clock and Calendar

General Description

The HT1380/HT1381 is a serial timekeeper IC which provides seconds, minutes, hours, day, date, month and year information. The number of days in each month and leap years are automatically adjusted. The HT1380/HT1381 is designed for low power consumption and can operate in two modes: one is the 12-hour mode with an AM/PM indicator, the other is the 24-hour mode.

The HT1380/HT1381 has several registers to store the corresponding information with 8-bit data format. A 32768Hz crystal is required to provide the correct timing. In order to minimize the pin number, the HT1380/HT1381 use a serial I/O transmission method to interface with a microprocessor. Only three wires are required: (1) $\overrightarrow{\text{REST}}$, (2) SCLK and (3) I/O. Data can be delivered 1 byte at a time or in a burst of up to 8 bytes.

Block Diagram




Pin Assignment





Pad Assignment



Chip size: $2010 \times 1920 \; (\mu m)^2$

* The IC substrate should be connected to VSS in the PCB layout artwork.

Pad Coordinates

Pad Coordinates		Unit: μm
Pad No.	Х	Y
1	-851.40	775.00
2	-851.40	494.60
3	-844.40	-203.90
4	845.90	-618.30
5	848.40	-4.30
6	845.90	332.60
7	844.40	572.60

Pad Description

Pad No.	Pad Name	I/O	Internal Connection	Description	
1	X1	Ι	CMOS	32768Hz crystal input pad	
2	X2	0	CMOS	Oscillator output pad	
3	VSS	_	CMOS	Negative power supply, ground	
4	REST	I	CMOS	Reset pin with serial transmission	
5	I/O	I/O	CMOS	Data input/output pin with serial transmission	
6	SCLK	I	CMOS	Serial clock pulse pin with serial transmission	
7	VDD		CMOS	Positive power supply	



Absolute Maximum Ratings

Supply Voltage0.3V to	5.5V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +	+0.3V	Operating Temperature0°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Та	=2	5 °	C
ıa	-2	0	C

Ta=25°C

Cumula al	Demension		Test Conditions	Min	T	Maria	11
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	2		5.5	V
lam	Standby Current	2V				100	nA
I _{STB}	Standby Current	5V	—			100	nA
laa	Operating Current	2V	No load		0.7	1.0	μA
IDD	Operating Current	5V	NOTOAO		0.7	1.2	μA
	Course Current	2V	V _{OH} =1.8V	-0.2	-0.4		mA
I _{OH}	Source Current	5V	V _{OH} =4.5V	-0.5	-1.0		mA
		2V	V _{OL} =0.2V	0.7	1.5		mA
I _{OL}	Sink Current	5V	V _{OL} =0.5V	2.0	4.0	_	mA
VIH	"H" Input Voltage	5V	_	2			V
VIL	"L" Input Voltage	5V				0.8	V

Note: $*I_{STB}$ is specified with SCLK, I/O, \overline{REST} open. The clock halt bit must be set to logic 1 (oscillator disabled).

A.C. Characteristics

Symbol	Deremeter		Test Conditions	Min	Turn	Max	11::4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
t	Data ta Clask Satur	2V	_	200			20
t _{DC}	Data to Clock Setup	5V	_	50			ns
+	Clearly to Data Hald	2V	_	280			
t _{CDH}	Clock to Data Hold	5V	_	70			ns
+	Clearly to Data Data	2V	_			800	
t _{CDD}	Clock to Data Delay	5V	_			200	ns
	Clearly Lawy Times	2V	_	1000			
t _{CL}	Clock Low Time	5V	—	250			ns
		2V		1000			
t _{CH}	Clock High Time	5V		250	_	_	ns
£		2V			_	0.5	
f _{SCLK}	Clock Frequency	5V				2.0	MHz



Cumhal	Demonstern		Test Conditions	N.C.	T	Maria	11
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
tr	Clock Rise and Fall	2V	_			2000	
t _f	Time	5V				500	ns
4	Desetts Cleak Catur	2V		4			
LCC	t _{CC} Reset to Clock Setup	5V		1			us
+	Clock to Reset Hold	2V		240			
t _{CCH}	Clock to Reset Hold	5V		60			ns
taunu	Depart Incetive Time	2V		4			
CWH	t _{CWH} Reset Inactive Time			1			us
+	Reset to I/O High Im-	2V				280	
t _{CDZ}	pedance	5V				70	ns

Functional Description

The HT1380/HT1381 mainly contains the following internal elements: a data shift register array to store the clock/calendar data, command control logic, oscillator circuit and read timer clock. The clock is contained in eight read/write registers as shown below. Data contained in the clock register is in binary coded decimal format.

Two modes are available for transferring the data between the microprocessor and the HT1380/HT1381. One is in single-byte mode and the other is in multiple-byte mode.

The HT1380/HT1381 also contains two additional bits, the clock halt bit (CH) and the write protect bit (WP).

These bits control the operation of the oscillator and so data can be written to the register array. These two bits should first be specified in order to read from and write to the register array properly.

Command Byte

For each data transfer, a Command Byte is initiated to specify which register is accessed. This is to determine whether a read, write, or test cycle is operated and whether a single byte or burst mode transfer is to occur. Refer to the table shown below and follow the steps to write the data to the chip. First give a Command Byte of HT1380/HT1381, and then write a data in the register.

This table illustrates the correlation between Command Byte and their bits:

Eurotian Description		Command Byte								
Function Description	C7	C6	C5	C4	C3	C2	C1	C0		
Select Read or Write Cycle								R/W		
Specify the Register to be Accessed					A2	A1	A0			
Clock Halt Flag	С									
For IC Test Only	1	0	0	1	х	х	х	1		
Select Single Byte or Burst Mode	1	0	1	1	1	1	1	х		

Note: "x" stands for don't care



Register	Range			Reg	gister	Defini	Definition			Address	Bit	Command	
Name	Data	D7	D6	D5	D4	D3	D2	D1	D0	A2~A0	R/W	Byte	
Seconds	00~59	СН	,	10 SE(С		SEC		SEC		000	W R	10000000 10000001
Minutes	00~59	0		10 MIN	١		MIN		MIN		001	W R	10000010 10000011
Hours	01~12 00~23	12\ 24	0 0	AP 10	HR HR		HOUR		010	W R	10000100 10000101		
Date	01~31	0	0	10 C	DATE		DATE		011	W R	10000110 10000111		
Month	01~12	0	0	0	10M		MO	NTH		100	W R	10001000 10001001	
Day	01~07	0	0	0	0		DAY		101	W R	10001010 10001011		
Year	00~99		10 Y	EAR		YEAR		YEAR		110	W R	10001100 10001101	
Write Protect	00~80	WP			ALW	AYS ZERO			111	W R	10001110 10001111		

The following table shows the register address and its data format:

- CH: Clock Halt bit CH=0 oscillator enabled CH=1 oscillator disabled
- WP: Write protect bit
 WP=0 register data can be written in
 WP=1 register data can not be written in
- Bit 7 of Reg2: 12/24 mode flag bit 7=1, 12-hour mode bit 7=0, 24-hour mode Bit 5 of Reg2: AM/PM mode defined AP=1 PM mode AP=0 AM mode

R/W Signal

The LSB of the Command Byte determines whether the data in the register be read or be written to.

When it is set as "0" means that a write cycle is to take place otherwise this chip will be set into the read mode.

A0~A2

A0 to A2 of the Command Byte is used to specify which registers are to be accessed. There are eight registers used to control the month data, etc., and each of these registers have to be set as a write cycle in the initial time.

Burst Mode

When the Command Byte is 10111110 (or 1011111), the HT1380/HT1381 is configured in burst mode. In this mode the eight clock/calendar registers can be written (or read) in series, starting with bit 0 of register address 0 (see the timing on the next page).

Test Mode

When the Command Byte is set as 1001xxx1, HT1380/HT1381 is configured in test mode. The test mode is used by Holtek only for testing purposes. If used generally, unpredictable conditions may occur.



Write Protect Register

This register is used to prevent a write operation to any other register. Data can be written into the designated register only if the Write Protect signal (WP) is set to logic 0. The Write Protect Register should be set first before restarting the system or before writing the new data to the system, and it should set as logic 1 in the read cycle. The Write Protect bit cannot be written to in the burst mode.

Clock HALT Bit

D7 of the Seconds Register is defined as the Clock Halt Flag (CH).

When this bit is set to logic 1, the clock oscillator is stopped and the chip goes into a low-power standby mode. When this bit is written to logic 0, the clock will start.

12-hour/24-hour Mode

The D7 of the hour register is defined as the 12-hour or 24-hour mode select bit.

When this bit is in high level, the 12-hour mode is selected otherwise it's the 24-hour mode.

AM-PM Mode

These are two functions for the D5 of the hour register determined by the value D7 of the same register.

One is used in AM/PM selection on the 12-hour mode. When D5 is logic 1, it is PM, otherwise it's AM. The other is used to set the second 10-hour bit (20~23 hours) on the 24-hour mode.

Reset and Serial Clock Control

The REST pin is used to allow access data to the shift register like a toggle switch. When the REST pin is taken high, the built-in control logic is turned on and the address/command sequence can access the corresponding shift register. The REST pin is also used to terminate either single-byte or burst mode data format.

The input signal of SCLK is a sequence of a falling edge followed by a rising edge and it is used to synchronize the register data whether read or write. For data input, the data must be read after the rising edge of SCLK. The data on the I/O pin becomes output mode after the falling edge of the SCLK. All data transfer terminates if the REST pin is low and the I/O pin goes to a high impedance state. The data transfer is illustrated on the next page.


Data Input and Data Out

In writing a data byte with HT1380/HT1381, the read/write should first set as R/W=0 in the Command Byte and follow with the corresponding data register on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored. Data inputs are entered starting with bit 0.

In reading a data on the register of HT1380/HT1381, R/W=1 should first be entered as input. The data bit outputs on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted on the first falling edge after the last bit of the read command byte is written. Additional SCLK cycles re-transmits the data bytes as long as REST remains at high level. Data outputs are read starting with bit 0.

Crystal Selection

A 32768Hz crystal can be directly connected to the HT1380/HT1381 on pins 2 and 3 which are the crystal X1 and X2 pins. In order to ensure that the desired frequency is achieved, it is recommended to use a crystal with a capacitance of 9.0pF. It is not recommended that additional load capacitors are connected to the X1 and X2 pins. Refer to the following page for the crystal specifications.









The following diagram shows the single and burst mode transfer:

Single Byte Transfer



Burst Mode Transfer



Crystal Specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
f _O	Nominal Frequency	—	32.768	—	kHz
ESR	Series Resistance			50	kΩ
CL	Load Capacitance	_	9.0	_	pF

Note: 1. It is strongly recommended to use a crystal with a load capacitance of 9.0 pF. Never use a crystal with a load capacitance of 12.5 pF.

2. The oscillator selection can be optimized using a high quality resonator with a small ESR value. Refer to the crystal manufacturer for more details: www.microcrystal.com.

Operating Flowchart

To initiate any transfer of data, REST is taken high and an 8-bit command byte is first loaded into the control logic to provide the register address and command information. Following the command word, the clock/calendar data is serially transferred to or from the corresponding register. The REST pin must be taken low again after the transfer operation is completed. All data enter on the rising edge of SCLK and outputs on the falling edge of SCLK. In total, 16 clock pulses are needed for a single byte mode and 72 for burst mode. Both input and output data starts with bit 0.


In using the HT1380/HT1381, set first the WP and CH to 0 and wait for about 3 seconds, the oscillator will generate the clocks for internal use. Then, choose either single mode or burst mode to input the data. The read or write operating flowcharts are shown on the next page.




- · To disable the write protect · Single byte data transfer · Burst mode data transfer (WP=0) bit and enable the oscillator (CH=0) START START START ÷ ÷ Set REST pin from low to high Disable the write protect bit and enable the oscillator Disable the write protect bit and enable the oscillator 4 ¥ Input the write Set REST pin from low to high Set REST pin from low to high protect command byte 8EH Disable the write Input the burst mode protect bit (WP) by setting the MSB of register 7 to zero Input the command command byte (\$BE or byte starting with bit 0 \$BF) starting with bit 0 Read or write all register data byte (64 data bits) in the HT1381 starting with bit 0 of register 0 Read or write the corresponding register data byte starting with bit 0 Reset REST pin from high to low Set $\overline{\text{REST}}$ pin from low to high Reset REST pin from high to low Reset REST pin from high to low ★ Input the write END command byte 80H If another register Yes is accessed ¥ No Enable the oscillator by setting the MSB of register 0 to zero END Reset REST pin from high to low END
- Note: * In reading data byte from HT1380/HT1381 register, the first data bit to be transmitted at the first falling edge after the last bit of the command byte is written.




Timing Diagrams



Write Data Transfer



Application Circuits



Note: * In order to obtain the correct frequency, it is recommended to use a crystal with a load capacitance of 9.0pF. It is not recommended to connect load capacitors to the X1 and X2 pins. If the power line is noisy, it is recommended to add R1 and C1 for filtering out noise.



Package Information

8-pin DIP (300mil) Outline Dimensions








Sumbal		Dimensions in inch			
Symbol	Min.	Nom.	Max.		
A	0.355		0.375		
В	0.240		0.260		
С	0.125		0.135		
D	0.125		0.145		
E	0.016		0.020		
F	0.050		0.070		
G		0.100	_		
Н	0.295		0.315		
I		0.375	_		


Symbol		Dimensions in mm		
Symbol	Min.	Nom.	Max.	
A	9.02	—	9.53	
В	6.10		6.60	
С	3.18	_	3.43	
D	3.18		3.68	
E	0.41	_	0.51	
F	1.27		1.78	
G		2.54	_	
Н	7.49		8.00	
I		9.53		



8-pin SOP (150mil) Outline Dimensions







• MS-012


Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A	0.228	_	0.244	
В	0.150		0.157	
С	0.012		0.020	
C′	0.188		0.197	
D			0.069	
E		0.050		
F	0.004		0.010	
G	0.016		0.050	
Н	0.007	—	0.010	
α	0°		8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
А	5.79	—	6.20
В	3.81		3.99
С	0.30		0.51
C′	4.78		5.00
D			1.75
E		1.27	_
F	0.10		0.25
G	0.41	_	1.27
Н	0.18		0.25
α	0°		8°



Product Tape and Reel Specifications

Reel Dimensions




SOP 8N

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8 +0.3/-0.2
T2	Reel Thickness	18.2±0.2



Carrier Tape Dimensions



SOP 8N

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0 +0.3/-0.1
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
B0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3±0.1

Copyright © 2011 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.